The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Dec. 02, 1980

Filed:

Jul. 27, 1979
Applicant:
Inventors:

Joseph F Merlina, Harrisburg, PA (US);

John P Redmond, Mechanicsburg, PA (US);

George Ulbrich, Harrisburg, PA (US);

Richard M Wagner, Harrisburg, PA (US);

Assignee:

AMP Incorporated, Harrisburg, PA (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H05K / ;
U.S. Cl.
CPC ...
339 / ; 29848 ; 156630 ; 174 / ;
Abstract

An integrated circuit package for establishing electrical contact with the terminal areas or pads of an integrated circuit chip comprises an insulating substrate having a flat surface in which there are embedded a plurality of electrodeposited conductors. The conductors have inner ends in a chip-receiving zone of the flat surface and have outer end portions which are remote from the chip-receiving zone. The inner ends of the conductors have contact bumps or promontories extending above the flat surface and located such that when a chip is placed on the promontories, they will be against the terminal areas of the chip. The chip can be held against the promontories by a suitable clamping means and contact established with the conductors at their outer ends by suitable connecting means. The device is particularly useful for testing chips prior to their being placed in service. The integrated circuit package is produced by etching depressions in a copper foil, electrodepositing conductors in the depressions and on the surface of the foil while controlling the locations of the conductors by suitable masking, molding the substrate against the foil so that the conductors are embedded in the substrate, and then etching away the copper foil.


Find Patent Forward Citations

Loading…