The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jun. 20, 1978

Filed:

Aug. 08, 1977
Applicant:
Inventors:

Yasoji Suzuki, Kanagawa, JA;

Kenshi Manabe, Yokohama, JA;

Assignee:
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H01L / ;
U.S. Cl.
CPC ...
357 45 ; 357 23 ; 357 41 ; 357 42 ;
Abstract

A ROM with a matrix array of insulated gate enhancement type field effect transistors in each of which any information is not yet written is preliminarily prepared by a plurality of strip-shape diffusion regions doped at a predetermined interval in a given conductivity type semiconductor substrate and having a conductivity type opposite to that of the substrate, a plurality of strip-shape electroconductive metal layers formed through a first relatively thick insulation layer on the substrate at a predetermined interval so as to intersect the respective diffusion regions; and a plurality of gate electrode foils each formed through a second insulation layer thinner than the first insulation layer on that surface portion of the substrate which positions between the corresponding mutually facing ones of the diffusion regions so as integrally to project from the corresponding one of the electroconductive metal layers. An impression of information or absence thereof is controlled over the respective field effect transistors at the matrix intersections of the ROM by selectively implanting an impurity of the same conductivity type as that of the diffusion regions in the substrate through those exposed surface portions of the second insulation layer which are disposed between each of the gate electrode foils and the corresponding mutually facing ones of the diffusion regions, thereby providing an improved monolithic semiconductor mask programmable ROM and a method for manufacturing the same.


Find Patent Forward Citations

Suzuki, Yasoji. (1978). Monolithic semiconductor mask programmable rom and a method for (U.S. Patent No. 4096522). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/4096522

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…