The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jun. 21, 1977

Filed:

Dec. 24, 1974
Applicant:
Inventors:

Alan I Groudan, Harrington Park, NJ (US);

George F Schroeder, Wayne, NJ (US);

H Lee Treffinger, Wayne, NJ (US);

Assignee:

The Singer Company, Little Falls, NJ (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G11C / ; G06F / ;
U.S. Cl.
CPC ...
2351 / ; 250336 ; 2351 / ; 2351 / ; 307308 ; 3401 / ; 3401 / ; 3401 / ;
Abstract

An error correction system is provided for a random access memory system of the magnetic core or plated wire type, and which serves to render the memory system immune to the effects of nuclear radiation, and the like. The system of the invention includes circumvent circuitry which serves to limit all currents in the memory access network to safe values during a radiation event, so as to pevent burn-out of the memory and of its associated components. The system of the invention also serves to correct single word errors which can occur to words being written or read during the radiation pulse. The single word error correction is achieved in a first embodiment of the invention by partitioning the fixed data program words in the memory into blocks; by providing an error correction word for each such block, and by reconstructing from the error correction word, the word being read or written during the radiation pulse. This is achieved in the first embodiment of the error correction system by first accessing the affected word, then loading all zeros into the memory address of the affected word, and then reconstructing the effected word by the provision of an 'exclusive or' summing means which forms a computed error correction word for the entire block, including the affected word (which is now zeros), plus the original error correction word. The computed error correction word is a reconstruction of the affected data word. A second embodiment of the invention achieves the same correction in the case of the variable data storage portion of the memory, by means of a system which continuously up-dates the error correction word as the variable data in the memory is up-dated. Further embodiments of the invention provide error correction to the variable data words without the use of error correction words.


Find Patent Forward Citations

Loading…