The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jun. 30, 2026

Filed:

Jul. 01, 2022
Applicants:

Hefei Boe Pixey Technology Co., Ltd., Hefei, CN;

Boe Technology Group Co., Ltd., Beijing, CN;

Inventors:

Liang Gao, Beijing, CN;

Hai Tang, Beijing, CN;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H10H 20/856 (2025.01); G02F 1/13357 (2006.01); H10H 20/01 (2025.01); H10H 20/857 (2025.01); H10W 90/00 (2026.01);
U.S. Cl.
CPC ...
G02F 1/133603 (2013.01); G02F 1/133605 (2013.01); H10H 20/856 (2025.01); H10H 20/857 (2025.01); H10W 90/00 (2026.01); H10H 20/0363 (2025.01); H10H 20/0364 (2025.01);
Abstract

An array substrate comprises: a device region; and a peripheral region; the device region and the peripheral region each comprise a substrate, and a reflective layer; the device region comprises an interlayer dielectric layer and a plurality of devices, and the interlayer dielectric layer is at least located between the substrate and the reflective layer; the reflective layer has a plurality of hollow regions along the direction perpendicular to the substrate, and the devices are located in the hollow region; the orthographic projection of the portion of the reflective layer located in the device region onto the substrate partially overlaps with the orthographic projection of the interlayer dielectric layer onto the substrate, the portion of the reflective layer covers the portion of the substrate located in the peripheral region, and the outer contour of the substrate is consistent with the outer contour of a peripheral region of the array substrate.


Find Patent Forward Citations

Loading…