The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
May. 05, 2026

Filed:

Apr. 19, 2024
Applicant:

Huawei Technologies Co., Ltd., Shenzhen, CN;

Inventors:

Sebastian Rosado, Nuremberg, DE;

Zhaohui Wang, Shenzhen, CN;

Miroljub Bakic, Nuremberg, DE;

Piniwan Thiwanka Bandara Wijekoon, Nuremberg, DE;

Assignee:
Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H02M 7/483 (2007.01); H02M 1/00 (2006.01); H02M 7/487 (2007.01); H02M 7/493 (2007.01); H02M 3/335 (2006.01);
U.S. Cl.
CPC ...
H02M 7/4833 (2021.05); H02M 1/0043 (2021.05); H02M 7/483 (2013.01); H02M 7/487 (2013.01); H02M 7/493 (2013.01); H02M 3/33584 (2013.01);
Abstract

A power conversion system includes a first direct current to alternating current (DC-AC) inverter, a second DC-AC inverter, an inverter controller, a direct current (DC)-link circuit connecting the first DC-AC inverter and the second DC-AC inverter, a neutral-point balancer (NPB), an NPB circuit, and an NPB controller. The inverter controller is configured to provide a pulse-width modulation (PWM), signal to the first DC-AC inverter and the second DC-AC inverter. The NPB circuit is configured to reduce low frequency current oscillations in the DC-link circuit by switching between a first state for transferring charge from a positive voltage line to a neutral voltage line, and a second state for transferring charge from the neutral voltage line to a negative voltage line. The NPB controller is configured to control the switching of the NPB circuit and is synchronized with the PWM signal from the inverter controller.


Find Patent Forward Citations

Rosado, Sebastian. (2026). Power conversion system for reducing dc-link capacitor stress (U.S. Patent No. 12620909). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/12620909

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…