The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Apr. 07, 2026

Filed:

Jul. 18, 2025
Applicant:

Quadric.io Inc., Burlingame, CA (US);

Inventors:

Thomas Ng, Burlingame, CA (US);

Michael Leonard, Burlingame, CA (US);

Aman Sikka, Burlingame, CA (US);

Mark Morra, Burlingame, CA (US);

Nigel Drego, Burlingame, CA (US);

Assignee:

quadric.io Inc., Burlingame, CA (US);

Attorneys:
Primary Examiner:
Int. Cl.
CPC ...
G06F 15/80 (2006.01); G06F 9/38 (2018.01); G06F 9/54 (2006.01); G06F 15/82 (2006.01);
U.S. Cl.
CPC ...
G06F 15/8046 (2013.01); G06F 9/3888 (2023.08); G06F 9/3891 (2013.01); G06F 9/3893 (2013.01); G06F 9/542 (2013.01); G06F 15/80 (2013.01); G06F 15/8023 (2013.01); G06F 15/82 (2013.01); G06F 15/825 (2013.01); G06F 2209/543 (2013.01);
Abstract

A technique is disclosed for operand propagation and accumulation within a processing array of an integrated circuit using overlapping patch regions. The system includes an interconnecting processing patch defined over a rectilinear subset of processing elements, with an origin processing element broadcasting operand data to the remaining elements in a directionally constrained, time-staggered wavefront pattern. A logical processing patch is separately defined over a second rectilinear subset of processing elements. The interconnecting processing patch and the logical processing patch partially overlap to form an interconnecting patch mesh comprising a common set of processing elements. Operand data is propagated from the origin of the interconnecting patch to the common processing elements within the patch mesh, enabling operand handoff or accumulation across patch boundaries. The architecture supports fine-grained, localized data movement and patch-level execution coordination across a mesh of processing elements to optimize compute reuse, operand locality, and execution throughput.


Find Patent Forward Citations

Loading…