Semiconductor package and method of manufacturing the same

Abstract

A semiconductor package includes a package substrate including a substrate body having a lower surface and a upper surface, a lower wiring layer on the lower surface and including a land region, an upper wiring layer on the upper surface and electrically connected to the lower wiring layer, and a solder resist layer on the lower surface and including an opening exposing the land region. The semiconductor package further includes a semiconductor chip on the package substrate and having contact pads electrically connected to the upper wiring layer, and a mold part on the package substrate, wherein the package substrate further includes an open region defined by a portion of a bottom surface of the package substrate on which the solder resist layer is not present and that is adjacent to at least one edge of the package substrate on the bottom surface of the package substrate.