Duty ratio correction circuit, clock distribution system, and duty ratio correction method

Abstract

A duty ratio correction circuit includes: a duty ratio adjustment circuit that adjusts a duty ratio of an input first clock, based on a control signal, and outputs a second clock being the first clock in which the duty ratio is adjusted; an inverted signal generation circuit that receives the second clock, and outputs an output clock having a phase of the second clock, and an inverted clock being a signal in which a phase of the output clock is inverted; a delay circuit that causes a delay of a delay amount associated to a half cycle of the output clock between the output clock and the inverted clock; and a differential amplifier that outputs, to the duty ratio adjustment circuit, as the control signal, a signal in which a difference in amplitude between the output clock and the inverted clock that are output from the delay circuit is amplified.