The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Sep. 09, 2025

Filed:

Mar. 17, 2024
Applicant:

Marvell Asia Pte Ltd, Singapore, SG;

Inventor:

Martin Kovac, Newmarket, CA;

Assignee:

Marvell Asia PTE, LTD, Singapore, SG;

Attorneys:
Primary Examiner:
Int. Cl.
CPC ...
G06F 12/08 (2016.01); G06F 12/0806 (2016.01);
U.S. Cl.
CPC ...
G06F 12/0806 (2013.01);
Abstract

A multi-chiplet module system, method and device including a memory storing chiplet operational data and a plurality of chiplets serially operably coupled to each other forming a chiplet chain. The chiplets in the middle and at one end of the chain each include a local cache with the chiplet at the one end of the chain coupling with the memory. When one of the chiplets requires data stored on the memory it checks the local cache (if it has one), and if not in the local cache, it then queries the cache of the next chiplet in the chain until the required data is propagated from the memory up the caches of the chain to the requesting chiplet.


Find Patent Forward Citations

Quick Actions:

Kovac, Martin. (2025). Multi-chiplet module system, method and device (U.S. Patent No. 12411764). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/12411764

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…