The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Sep. 02, 2025

Filed:

May. 07, 2021
Applicant:

Boe Technology Group Co., Ltd., Beijing, CN;

Inventors:

Yongfeng Zhang, Beijing, CN;

Rui Huang, Beijing, CN;

Zhiwei Liang, Beijing, CN;

Huajie Yan, Beijing, CN;

Assignee:
Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H01L 51/52 (2006.01); H01L 51/00 (2006.01); H01L 51/50 (2006.01); H01L 51/56 (2006.01); H10K 30/80 (2023.01); H10K 50/15 (2023.01); H10K 50/16 (2023.01); H10K 50/17 (2023.01); H10K 50/813 (2023.01); H10K 50/818 (2023.01); H10K 50/844 (2023.01); H10K 59/35 (2023.01); H10K 59/80 (2023.01); H10K 71/00 (2023.01); H10K 50/18 (2023.01); H10K 59/12 (2023.01); H10K 102/00 (2023.01);
U.S. Cl.
CPC ...
H10K 59/35 (2023.02); H10K 30/865 (2023.02); H10K 50/15 (2023.02); H10K 50/16 (2023.02); H10K 50/17 (2023.02); H10K 50/171 (2023.02); H10K 50/813 (2023.02); H10K 50/818 (2023.02); H10K 50/844 (2023.02); H10K 59/80515 (2023.02); H10K 59/80518 (2023.02); H10K 71/00 (2023.02); H10K 71/621 (2023.02); H10K 50/18 (2023.02); H10K 50/181 (2023.02); H10K 59/12 (2023.02); H10K 59/873 (2023.02); H10K 2102/3026 (2023.02);
Abstract

Disclosed in embodiments of the present disclosure are a display panel, a manufacturing method therefor, and a display apparatus. The display panel includes a substrate, the substrate has a plurality of sub-pixel units; each sub-pixel unit includes at least two first electrodes which are independently arranged in the same layer; each first electrode includes at least two conductive layers which are arranged in a stacked manner; an edge of a top conductive layer that is away from the substrate exceeds an edge of a bottom conductive layer; the orthographic projection of the bottom conductive layer on the substrate falls within the range of the orthographic projection of the top conductive layer on the substrate; and a portion of the edge of the top conductive layer exceeding the edge of the bottom conductive layer extends towards one side of the substrate to constitute a sloping surface.


Find Patent Forward Citations

Loading…