logo

For the Inventor, By the Inventor

The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 12364101 B1

PDFFull Text
Date of Patent:
Jul. 15, 2025

Filed:

Jan. 21, 2022

Display apparatus, method of manufacturing the same, and electronic device

Applicant:

Samsung Display Co., Ltd., Yongin-si, KR;

Inventor:

Changyun Moon, Seoul, KR;

Assignee:

Samsung Display Co., Ltd., Yongin-si, KR;

Attorney:

Womble Bond Dickinson (US) LLP

Primary Examiner:

Vu A Vu

Assistant Examiner:

Valerie N Newton

Int. Cl.
CPC ...
H10K 50/84 (2023.01); H10K 50/822 (2023.01); H10K 50/842 (2023.01); H10K 50/844 (2023.01); H10K 59/121 (2023.01); H10K 59/122 (2023.01); H10K 59/123 (2023.01); H10K 59/40 (2023.01); H10K 59/80 (2023.01); H10K 71/00 (2023.01); H10K 77/10 (2023.01); G09G 3/3233 (2016.01); H10K 59/12 (2023.01); H10K 102/00 (2023.01);
U.S. Cl.
CPC ...
H10K 59/121 (2023.02); H10K 50/822 (2023.02); H10K 50/8426 (2023.02); H10K 50/844 (2023.02); H10K 59/122 (2023.02); H10K 59/123 (2023.02); H10K 59/40 (2023.02); H10K 59/873 (2023.02); H10K 71/00 (2023.02); H10K 77/111 (2023.02); G09G 3/3233 (2013.01); H10K 59/12 (2023.02); H10K 59/1201 (2023.02); H10K 2102/00 (2023.02); H10K 2102/311 (2023.02);
Abstract

A display apparatus includes: a base substrate having a front surface, a rear surface opposite to the front surface, a module hole extending through the front surface and the rear surface, an active area, a peripheral area adjacent to the active area, and a margin area adjacent to the module hole; a circuit layer on the base substrate, the circuit layer including a driving element including a thin film transistor; a display element layer including: a deposition preventing pattern; and a light emitting element including: a first electrode connected to the thin film transistor; an emission pattern on the first electrode; and a second electrode disposed on the emission pattern. An encapsulation layer is on the display element layer, and encapsulating the light emitting element. The second electrode and the deposition preventing pattern are at a same layer and do not overlap with each other.

Find Patent Forward Citations

Loading…