The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
May. 06, 2025

Filed:

Dec. 04, 2023
Applicant:

Google Llc, Mountain View, CA (US);

Inventors:

Andreas Georg Nowatzyk, San Jose, CA (US);

Olivier Temam, Antony, FR;

Assignee:

Google LLC, Mountain View, CA (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G01R 31/317 (2005.12); G06N 3/045 (2022.12); H02J 50/10 (2015.12); H04L 45/02 (2021.12); H04L 45/28 (2021.12);
U.S. Cl.
CPC ...
G01R 31/31723 (2012.12); G01R 31/31718 (2012.12); G01R 31/31722 (2012.12); G06N 3/045 (2022.12); H02J 50/10 (2016.01); H04L 45/06 (2012.12); H04L 45/28 (2012.12);
Abstract

Methods, systems, and apparatus, including computer programs encoded on a computer storage medium, for three-dimensionally stacked neural network accelerators. In one aspect, a method includes obtaining data specifying that a tile from a plurality of tiles in a three-dimensionally stacked neural network accelerator is a faulty tile. The three-dimensionally stacked neural network accelerator includes a plurality of neural network dies, each neural network die including a respective plurality of tiles, each tile has input and output connections. The three-dimensionally stacked neural network accelerator is configured to process inputs by routing the input through each of the plurality of tiles according to a dataflow configuration and modifying the dataflow configuration to route an output of a tile before the faulty tile in the dataflow configuration to an input connection of a tile that is positioned above or below the faulty tile on a different neural network die than the faulty tile.


Find Patent Forward Citations

Loading…