The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Apr. 14, 2025

Filed:

May. 30, 2021
Applicant:

Boe Technology Group Co., Ltd., Beijing, CN;

Inventors:

Guangliang Shang, Beijing, CN;

Libin Liu, Beijing, CN;

Jiangnan Lu, Beijing, CN;

Yu Feng, Beijing, CN;

Xinshe Yin, Beijing, CN;

Shiming Shi, Beijing, CN;

Assignee:
Attorneys:
Primary Examiner:
Int. Cl.
CPC ...
G11C 19/00 (2005.12); G09G 3/3266 (2015.12); G09G 3/36 (2005.12); G11C 19/28 (2005.12); H10K 59/121 (2022.12); G09G 3/20 (2005.12);
U.S. Cl.
CPC ...
G09G 3/3266 (2012.12); G09G 3/3674 (2012.12); G11C 19/28 (2012.12); H10K 59/1213 (2023.01); H10K 59/1216 (2023.01); G09G 3/20 (2012.12); G09G 2300/0408 (2012.12); G09G 2300/0426 (2012.12); G09G 2310/0281 (2012.12); G09G 2310/0286 (2012.12); G09G 2310/061 (2012.12); G09G 2310/08 (2012.12);
Abstract

A shift register unit and a driving method thereof, a gate drive circuit, and a display device are disclosed. The shift register unit includes: an input circuit, a first control circuit, an output circuit, an output noise reduction circuit, and a reset circuit; wherein the input circuit is connected to an input terminal; the first control circuit is connected to the first node, a second node, and a first clock signal terminal; the output circuit is connected to an output terminal; the output noise reduction circuit is connected to the output terminal; and the reset circuit is connected to a total reset terminal and a first voltage terminal, wherein the total reset signal is an invalid level in a first operation stage, and the total reset signal includes at least one period of valid level in a second operation stage.


Find Patent Forward Citations

Loading…