The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Aug. 20, 2024

Filed:

Dec. 25, 2019
Applicant:

Kyocera Corporation, Kyoto, JP;

Inventor:

Masahiro Araki, Kyoto, JP;

Assignee:

Kyocera Corporation, Kyoto, JP;

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
C30B 25/04 (2006.01); C30B 29/40 (2006.01); H01L 21/02 (2006.01);
U.S. Cl.
CPC ...
C30B 29/406 (2013.01); C30B 25/04 (2013.01); H01L 21/02389 (2013.01); H01L 21/0254 (2013.01); H01L 21/0262 (2013.01); H01L 21/02639 (2013.01); H01L 21/02647 (2013.01);
Abstract

A method of manufacturing a semiconductor element according to the present disclosure includes a mask forming step of defining, on a first surface of a substrate, a front surface region not covered by a first deposition inhibiting mask as a first crystal growth region, an element forming step of forming a semiconductor layer over the first crystal growth region, a mask removing step of removing the mask, and an element separating step of separating the semiconductor layer. After the element separating step, a substrate reusing process is performed one or more times, the substrate reusing process including a mask reforming step of forming a second deposition inhibiting mask in a region differing from a formation position of the first deposition inhibiting mask to expose a second crystal growth region not covered by the mask, an element reforming step of forming a semiconductor layer to serve as an element on the second crystal growth region, a mask removing step of removing the deposition inhibiting mask, and an element separating step of separating the semiconductor layer from the substrate.


Find Patent Forward Citations

Araki, Masahiro. (2024). Method of manufacturing semiconductor element, semiconductor element, and substrate (U.S. Patent No. 12065760). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/12065760

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…