Memory controller and method for controlling access to a memory module

Abstract

The application discloses a memory controller coupled between a memory module and a host controller to control access of the host controller to the memory module, the memory controller comprising: a central buffer coupled to the host controller via a command/address bus to receive a command/address signal from the host controller, wherein the central buffer is configured to determine whether the command/address signal conforms to an authority management rule and configure a buffer control command based on the determination result, so that the buffer control command indicates whether to restrict access of the host controller to the memory module; and a data buffer coupled via a data buffer command channel to the central buffer to receive the buffer control command, wherein the data buffer is configured to selectively restrict access of the host controller to the memory module based on the buffer control command; wherein the buffer control command comprises a plurality of time-sequenced fields, and the central buffer is configured to configure a second field or a field after the second field of the plurality of time-sequenced fields in the buffer control command based on the determination result.