IDiyas

For the Inventor, By the Inventor

The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 11953710 B1

PDFFull Text
Date of Patent:
Apr. 09, 2024

Filed:

Sep. 25, 2020

Display panel, display device, and method for sorting phase difference layer of display panel

Applicant:

Dai Nippon Printing Co., Ltd., Tokyo, JP;

Inventors:

Satoshi Emori, Seoul, KR;

Takashi Kuroda, Moriya, JP;

Assignee:

DAI NIPPON PRINTING CO., LTD., Tokyo, JP;

Attorney:

Hamre, Schumann, Mueller & Larson, P.C.

Primary Examiner:

Ahmed N Sefer

Int. Cl.
CPC ...
G02B 5/30 (2006.01); C09K 19/34 (2006.01); C09K 19/38 (2006.01); C09K 19/54 (2006.01); C09K 19/58 (2006.01); H10K 50/11 (2023.01); H10K 50/84 (2023.01); H10K 50/858 (2023.01); H10K 50/86 (2023.01); H10K 85/00 (2023.01); G02F 1/13363 (2006.01); H01L 25/075 (2006.01);
U.S. Cl.
CPC ...
G02B 5/3083 (2013.01); C09K 19/3477 (2013.01); C09K 19/3491 (2013.01); C09K 19/3857 (2013.01); C09K 19/3861 (2013.01); C09K 19/544 (2013.01); C09K 19/586 (2013.01); G02B 5/3016 (2013.01); H10K 50/11 (2023.02); H10K 50/84 (2023.02); H10K 50/858 (2023.02); H10K 50/86 (2023.02); H10K 85/731 (2023.02); G02F 1/133633 (2021.01); G02F 1/133638 (2021.01); H01L 25/075 (2013.01);
Abstract

The present invention provides a display panel in which deterioration of color tone may be suppressed regardless of the reflectance of the display element. A display panel including a display element (A), a retardation layer (B) positioned upon the light emission surface side of the display element, and a polarizer (C) positioned upon the light emission surface side of the retardation layer, in which the retardation layer (B) has a λ/4 retardation layer (B1), and the in-plane retardation of the λ/4 retardation layer (B1) satisfies the following Condition 1: <Condition 1> The spectral reflectance of the display element is measured by an SCI method, the average reflectance at wavelengths over the range of 400 nm or more and less than 550 nm is obtained as R, the average reflectance at wavelengths over the range of 550 nm or more and less than 700 nm is obtained as R, and when the value of R/Ris calculated and obtained as x, the in-plane retardation of the λ/4 retardation layer falls within the range of −4.6002x+119.24 nm or more and −4.6002x+129.24 nm or less.

Find Patent Forward Citations

Loading…