logo

For the Inventor, By the Inventor

The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 11950860 B1

PDFFull Text
Date of Patent:
Apr. 09, 2024

Filed:

Mar. 30, 2021

User interface mitigation techniques for modular energy systems

Applicant:

Cilag Gmbh International, Zug, CH;

Inventors:

Joshua P. Morgan, Loveland, OH (US);

Andrew W. Carroll, Cincinnati, OH (US);

Jeffrey L. Aldridge, Lebanon, OH (US);

Joshua M. Henderson, Montgomery, OH (US);

James M. Vachon, West Chester, OH (US);

Assignee:

Cilag GmbH International, Zug, CH;

Attorney:
Primary Examiner:

Tomi Skibinski

Int. Cl.
CPC ...
A61B 34/00 (2016.01); G06F 18/22 (2023.01); G10L 25/18 (2013.01); G10L 25/51 (2013.01); G16H 30/40 (2018.01); G16H 40/67 (2018.01); H03F 3/181 (2006.01); H04N 7/01 (2006.01); H04R 3/04 (2006.01); H04R 5/02 (2006.01); H04R 5/04 (2006.01); H04S 1/00 (2006.01); A61B 17/00 (2006.01); A61B 18/00 (2006.01); A61B 34/37 (2016.01); A61B 90/00 (2016.01);
U.S. Cl.
CPC ...
A61B 34/25 (2016.02); G06F 18/22 (2023.01); G10L 25/18 (2013.01); G10L 25/51 (2013.01); G16H 30/40 (2018.01); G16H 40/67 (2018.01); H03F 3/181 (2013.01); H04N 7/01 (2013.01); H04R 3/04 (2013.01); H04R 5/02 (2013.01); H04R 5/04 (2013.01); H04S 1/00 (2013.01); A61B 2017/00115 (2013.01); A61B 2017/00221 (2013.01); A61B 2017/00973 (2013.01); A61B 2018/00994 (2013.01); A61B 34/37 (2016.02); A61B 2090/373 (2016.02); A61B 2218/008 (2013.01); G06V 2201/034 (2022.01); H03F 2200/03 (2013.01);
Abstract

Several mitigation circuits are disclosed. An audio mitigation circuit includes an audio mitigation control module configured to read a unique tone identification embedded in a digital audio signal to identify a digital audio tone. A video mitigation circuit confirms video to be displayed by a user interface. Another audio mitigation circuit is configured to process super-audible tones in an audio signal to confirm an audio asset. The disclosure also describes various methods associated with the mitigation circuits.

Find Patent Forward Citations

Loading…