The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Mar. 12, 2024

Filed:

Aug. 19, 2021
Applicant:

Qorvo Us, Inc., Greensboro, NC (US);

Inventor:

Marcus Granger-Jones, Scotts Valley, CA (US);

Assignee:

Qorvo US, Inc., Greensboro, NC (US);

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H03F 1/02 (2006.01); G01R 19/04 (2006.01); H03F 3/195 (2006.01); H03F 3/20 (2006.01); H03F 3/24 (2006.01); H03K 5/13 (2014.01);
U.S. Cl.
CPC ...
H03F 1/0222 (2013.01); G01R 19/04 (2013.01); H03F 1/02 (2013.01); H03F 3/195 (2013.01); H03F 3/20 (2013.01); H03F 3/245 (2013.01); H03K 5/13 (2013.01); H03F 2200/102 (2013.01); H03F 2200/451 (2013.01);
Abstract

Maximum voltage detection in a power management circuit is provided. In embodiments disclosed herein, the power management circuit includes a voltage processing circuit configured to receive a first time-variant target voltage having a first group delay relative to a time-variant target voltage and a second time-variant target voltage having a second group delay relative to the time-variant target voltage. The voltage processing circuit includes a maximum signal detector circuit configured to generate a windowed time-variant target voltage that is higher than or equal to a highest one of the first time-variant target voltage and the second time-variant target voltage in a group delay tolerance window(s) defined by the first group delay and the second group delay. In this regard, the windowed time-variant target voltage can tolerate a certain amount of group delay within the group delay tolerance window(s).


Find Patent Forward Citations

Loading…