The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Mar. 12, 2024

Filed:

Apr. 11, 2022
Applicant:

Sharp Display Technology Corporation, Kameyama, JP;

Inventors:

Yoshihito Hara, Kameyama, JP;

Tohru Daitoh, Kameyama, JP;

Hajime Imai, Kameyama, JP;

Teruyuki Ueda, Kameyama, JP;

Masaki Maeda, Kameyama, JP;

Tatsuya Kawasaki, Kameyama, JP;

Yoshiharu Hirata, Kameyama, JP;

Assignee:
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G02F 1/1368 (2006.01); G02F 1/1333 (2006.01); G02F 1/1343 (2006.01); G02F 1/1345 (2006.01); G02F 1/1362 (2006.01); G03F 7/00 (2006.01); G06F 3/041 (2006.01); G06F 3/044 (2006.01);
U.S. Cl.
CPC ...
G02F 1/1368 (2013.01); G02F 1/133345 (2013.01); G02F 1/13338 (2013.01); G02F 1/134336 (2013.01); G02F 1/13454 (2013.01); G02F 1/136286 (2013.01); G03F 7/70 (2013.01); G06F 3/0412 (2013.01); G02F 2201/42 (2013.01); G02F 2202/10 (2013.01); G06F 3/04164 (2019.05); G06F 3/044 (2013.01);
Abstract

An active matrix substrate includes a plurality of thin film transistors including an oxide semiconductor layer, an interlayer insulating layer, a plurality of pixel electrodes arranged above the interlayer insulating layer, a common electrode arranged between the pixel electrode and the interlayer insulating layer and also configured to function as a touch sensor electrode, a first dielectric layer arranged between the interlayer insulating layer and the common electrode, a second dielectric layer arranged between the common electrode and the pixel electrode, a plurality of touch wiring lines arranged between the interlayer insulating layer and the common electrode and formed of a third conductive film, and a plurality of pixel contact portions, in which each of the plurality of pixel contact portions includes a drain electrode of the thin film transistor, a connection electrode formed of the third conductive film and electrically connected to the drain electrode in a lower opening formed in the interlayer insulating layer, and a pixel electrode electrically connected to the connection electrode in an upper opening formed in the first dielectric layer and the second dielectric layer.


Find Patent Forward Citations

Loading…