The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Feb. 27, 2024

Filed:

Mar. 23, 2020
Applicant:

Hewlett Packard Enterprise Development Lp, Houston, TX (US);

Inventors:

Partha Pratim Kundu, Palo Alto, CA (US);

David Charles Hewson, Bristol, GB;

Assignee:
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H04L 49/9005 (2022.01); H04L 49/90 (2022.01); H04L 49/9047 (2022.01); G06F 13/40 (2006.01); H04L 45/28 (2022.01); H04L 45/028 (2022.01); H04L 45/125 (2022.01); H04L 45/00 (2022.01); H04L 45/122 (2022.01); H04L 47/76 (2022.01); H04L 49/15 (2022.01); H04L 49/00 (2022.01); H04L 69/40 (2022.01); H04L 47/10 (2022.01); H04L 47/34 (2022.01); H04L 67/1097 (2022.01); G06F 13/16 (2006.01); H04L 45/021 (2022.01); H04L 47/12 (2022.01); G06F 13/42 (2006.01); H04L 47/2441 (2022.01); H04L 47/30 (2022.01); H04L 47/62 (2022.01); H04L 47/24 (2022.01); G06F 13/38 (2006.01); H04L 45/745 (2022.01); H04L 47/2483 (2022.01); H04L 47/629 (2022.01); H04L 47/80 (2022.01); H04L 49/101 (2022.01); H04L 45/12 (2022.01); H04L 47/122 (2022.01); G06F 12/1036 (2016.01); G06F 15/173 (2006.01); H04L 43/10 (2022.01); H04L 45/42 (2022.01); H04L 47/11 (2022.01); G06F 12/0862 (2016.01); G06F 12/1045 (2016.01); H04L 47/32 (2022.01); G06F 9/54 (2006.01); G06F 13/14 (2006.01); G06F 9/50 (2006.01); H04L 47/22 (2022.01); H04L 47/52 (2022.01); H04L 47/6275 (2022.01); H04L 45/24 (2022.01); H04L 45/7453 (2022.01); H04L 45/16 (2022.01); H04L 69/22 (2022.01); H04L 47/762 (2022.01); H04L 47/78 (2022.01); H04L 47/20 (2022.01); H04L 1/00 (2006.01); H04L 43/0876 (2022.01); H04L 47/2466 (2022.01); H04L 47/625 (2022.01); H04L 69/28 (2022.01);
U.S. Cl.
CPC ...
H04L 45/28 (2013.01); G06F 9/505 (2013.01); G06F 9/546 (2013.01); G06F 12/0862 (2013.01); G06F 12/1036 (2013.01); G06F 12/1063 (2013.01); G06F 13/14 (2013.01); G06F 13/16 (2013.01); G06F 13/1642 (2013.01); G06F 13/1673 (2013.01); G06F 13/1689 (2013.01); G06F 13/385 (2013.01); G06F 13/4022 (2013.01); G06F 13/4068 (2013.01); G06F 13/4221 (2013.01); G06F 15/17331 (2013.01); H04L 1/0083 (2013.01); H04L 43/0876 (2013.01); H04L 43/10 (2013.01); H04L 45/021 (2013.01); H04L 45/028 (2013.01); H04L 45/122 (2013.01); H04L 45/123 (2013.01); H04L 45/125 (2013.01); H04L 45/16 (2013.01); H04L 45/20 (2013.01); H04L 45/22 (2013.01); H04L 45/24 (2013.01); H04L 45/38 (2013.01); H04L 45/42 (2013.01); H04L 45/46 (2013.01); H04L 45/566 (2013.01); H04L 45/70 (2013.01); H04L 45/745 (2013.01); H04L 45/7453 (2013.01); H04L 47/11 (2013.01); H04L 47/12 (2013.01); H04L 47/122 (2013.01); H04L 47/18 (2013.01); H04L 47/20 (2013.01); H04L 47/22 (2013.01); H04L 47/24 (2013.01); H04L 47/2441 (2013.01); H04L 47/2466 (2013.01); H04L 47/2483 (2013.01); H04L 47/30 (2013.01); H04L 47/32 (2013.01); H04L 47/323 (2013.01); H04L 47/34 (2013.01); H04L 47/39 (2013.01); H04L 47/52 (2013.01); H04L 47/621 (2013.01); H04L 47/626 (2013.01); H04L 47/629 (2013.01); H04L 47/6235 (2013.01); H04L 47/6275 (2013.01); H04L 47/76 (2013.01); H04L 47/762 (2013.01); H04L 47/781 (2013.01); H04L 47/80 (2013.01); H04L 49/101 (2013.01); H04L 49/15 (2013.01); H04L 49/30 (2013.01); H04L 49/3009 (2013.01); H04L 49/3018 (2013.01); H04L 49/3027 (2013.01); H04L 49/90 (2013.01); H04L 49/9005 (2013.01); H04L 49/9021 (2013.01); H04L 49/9036 (2013.01); H04L 49/9047 (2013.01); H04L 67/1097 (2013.01); H04L 69/22 (2013.01); H04L 69/40 (2013.01); G06F 2212/50 (2013.01); G06F 2213/0026 (2013.01); G06F 2213/3808 (2013.01); H04L 69/28 (2013.01);
Abstract

A network interface controller (NIC) capable of efficiently utilizing an output buffer is provided. The NIC can be equipped with an output buffer, a host interface, an injector logic block, and an allocation logic block. The output buffer can include a plurality of cells, each of which can be a unit of storage in the output buffer. If the host interface receives a command from a host device, the injector logic block can generate a packet based on the command. The allocation logic block can then determine whether the packet is a multi-cell packet. If the packet is a multi-cell packet, the allocation logic block can determine a virtual index for the packet. The allocation logic block can then store, in an entry in a data structure, the virtual index, and a set of physical indices of cells storing the packet.


Find Patent Forward Citations

Loading…