The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jan. 24, 2023

Filed:

Apr. 02, 2021
Applicant:

Oracle International Corporation, Redwood Shores, CA (US);

Inventors:

Navaneeth P. Jamadagni, San Francisco, CA (US);

Ji Eun Jang, Foster City, CA (US);

Anatoly Yakovlev, Hayward, CA (US);

Vincent Lee, San Mateo, CA (US);

Guanghua Shu, San Carlos, CA (US);

Mark Semmelmeyer, Sunnyvale, CA (US);

Assignee:

Oracle International Corporation, Redwood Shores, CA (US);

Attorneys:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
G06F 13/40 (2006.01); G06F 13/42 (2006.01);
U.S. Cl.
CPC ...
G06F 13/4291 (2013.01); G06F 13/4217 (2013.01); G06F 13/4072 (2013.01);
Abstract

An apparatus includes a first device having a clock signal and configured to communicate, via a data bus, with a second device configured to assert a data strobe signal and a plurality of data bit signals on the data bus. The first device may include a control circuit configured, during a training phase, to determine relative timing between the clock signal, the plurality of data bit signals, and the data strobe signal. The first device may determine, using a first set of sampling operations, a first timing relationship of the plurality of data bit signals relative to the data strobe signal, and determine, using a second set of sampling operations, a second timing relationship of the plurality of data bit signals and the data strobe signal relative to the clock signal. During an operational phase, the control circuit may be configured to use delays based on the first and second timing relationships to sample data from the second device on the data bus.


Find Patent Forward Citations

Loading…