logo

For the Inventor, By the Inventor

The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 11393837 B1

PDFFull Text
Date of Patent:
Jul. 19, 2022

Filed:

Mar. 06, 2020

Semiconductor memory device and method of manufacturing the same

Applicant:

Kioxia Corporation, Minato-ku, JP;

Inventor:

Toru Matsuda, Yokkaichi, JP;

Assignee:

Kioxia Corporation, Minato-ku, JP;

Attorney:

Oblon, McClelland, Maier & Neustadt, L.L.P.

Primary Examiner:

Christopher A Johnson

Int. Cl.
CPC ...
H01L 27/11582 (2017.01); H01L 27/11565 (2017.01); H01L 27/11524 (2017.01); H01L 27/11519 (2017.01); H01L 27/1157 (2017.01); H01L 27/11556 (2017.01);
U.S. Cl.
CPC ...
H01L 27/11565 (2013.01); H01L 27/1157 (2013.01); H01L 27/11519 (2013.01); H01L 27/11524 (2013.01); H01L 27/11556 (2013.01); H01L 27/11582 (2013.01);
Abstract

A first region includes a memory cell transistor. A second region is adjacent to the first region in a first direction, and includes first and second subregions aligned in a second direction. First members include a portion extending along the first direction, and are provided in the first subregion. The first members are arranged in such a manner that the first members aligned in the second direction in an n-th row and an (n+1)-th row, counted from a side of the second subregion, are shifted in the first direction. The first members adjacent to each other in the second direction are arranged in such a manner that portions extending in the first direction face each other.

Find Patent Forward Citations

Matsuda, Toru. (2022). Semiconductor memory device and method of manufacturing the same (U.S. Patent No. 11393837). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/11393837

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…