logo

For the Inventor, By the Inventor

The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 11301231 B1

PDFFull Text
Date of Patent:
Apr. 12, 2022

Filed:

Apr. 05, 2019

Dynamic run time programming of hardware tables

Applicant:

Arista Networks, Inc., Santa Clara, CA (US);

Inventors:

Prasanna Parthasarathy, Cupertino, CA (US);

Kenneth James Duda, Santa Clara, CA (US);

Simon Francis Capper, San Jose, CA (US);

Assignee:

Arista Networks, Inc., Santa Clara, CA (US);

Attorney:

Chamberlain, Hrdlicka, White, Williams & Aughtry

Primary Examiner:

Lewis A Bullock, Jr

Assistant Examiner:

Mark A Gooray

Int. Cl.
CPC ...
G06F 8/65 (2018.01); G06F 8/41 (2018.01); G06F 30/34 (2020.01); G06F 30/347 (2020.01); H04L 41/0803 (2022.01); H04L 67/00 (2022.01);
U.S. Cl.
CPC ...
G06F 8/65 (2013.01); G06F 8/41 (2013.01); G06F 30/34 (2020.01); G06F 30/347 (2020.01); H04L 41/0803 (2013.01); H04L 67/34 (2013.01);
Abstract

Embodiments disclosed herein relate to method and systems for updating hardware tables. Such methods may include receiving a flexible pipeline definition from a controller at a compiler; generating, by the compiler, a hardware table update initial instruction set; and transmitting the hardware table update initial instruction set to a network device. The network device may use the hardware table initial instruction set to configure the network device to implement the flexible pipeline definition for a network chip.

Find Patent Forward Citations

Parthasarathy, Prasanna. (2022). Dynamic run time programming of hardware tables (U.S. Patent No. 11301231). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/11301231

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…