The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jan. 25, 2022

Filed:

Sep. 27, 2019
Applicant:

Infineon Technologies Ag, Neubiberg, DE;

Inventors:

Manoj Kumar Harihar, Germering, DE;

Romain Ygnace, Brunnthal, DE;

Assignee:

Infineon Technologies AG, Neubiberg, DE;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F 12/0846 (2016.01); G06F 9/455 (2018.01); G06F 12/0875 (2016.01);
U.S. Cl.
CPC ...
G06F 12/0846 (2013.01); G06F 9/45558 (2013.01); G06F 12/0875 (2013.01); G06F 2009/45583 (2013.01); G06F 2212/657 (2013.01);
Abstract

A cache circuit associated with a hypervisor system is disclosed. The cache circuit comprises a cache memory circuit comprising a plurality of cachelines, wherein each cacheline is configured to store data associated with one or more virtual machines (VMs) of a plurality of VMs associated with the hypervisor system and a plurality of tag array entries respectively associated with the plurality of cachelines. In some embodiments, each tag array entry of the plurality of tag entries comprises a tag field configured to store a tag identifier (ID) that identifies an address of a main memory circuit to which a data stored in the corresponding cacheline is associated and a VM tag field configured to store a VM ID associated with a VM to which the data stored in the corresponding cacheline is associated.


Find Patent Forward Citations

Quick Actions:

Harihar, Manoj. (2022). Method to enable the prevention of cache thrashing on memory management unit (mmu)-less hypervisor systems (U.S. Patent No. 11232034). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/11232034

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…