The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Dec. 21, 2021

Filed:

Jun. 12, 2020
Applicant:

Texas Instruments Incorporated, Dallas, TX (US);

Inventors:
Assignee:
Attorneys:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H03L 7/099 (2006.01); H03L 7/08 (2006.01); H03L 7/097 (2006.01); H02M 3/04 (2006.01); H03L 7/095 (2006.01); H02M 1/08 (2006.01); H03L 7/14 (2006.01); H03L 7/083 (2006.01); H03L 7/10 (2006.01); H03L 7/081 (2006.01); H03L 7/093 (2006.01);
U.S. Cl.
CPC ...
H03L 7/099 (2013.01); H02M 1/08 (2013.01); H02M 3/04 (2013.01); H03L 7/08 (2013.01); H03L 7/081 (2013.01); H03L 7/0802 (2013.01); H03L 7/083 (2013.01); H03L 7/0805 (2013.01); H03L 7/0814 (2013.01); H03L 7/093 (2013.01); H03L 7/095 (2013.01); H03L 7/097 (2013.01); H03L 7/0991 (2013.01); H03L 7/10 (2013.01); H03L 7/14 (2013.01);
Abstract

A system includes a digital phase-locked loop (DPLL) having a loop filter and a digitally-controlled oscillator (DCO). The system also includes a clock generator coupled to an output of the DPLL, and a plurality of clock domains coupled to the clock generator. The DPLL is configured to transition between a low power mode and a normal mode, wherein the loop filter is configured to maintain its value when the DPLL transitions from the normal mode to the low power mode. The DCO is configured to output a DCO clock signal based on the maintained loop filter value when the DPLL transitions from the low power mode to the normal mode.


Find Patent Forward Citations

Quick Actions:

Pahkala, Janne. (2021). Dpll restart without frequency overshoot (U.S. Patent No. 11206027). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/11206027

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…