Method of scheduling requests to banks in a flash controller

Abstract

A memory system includes a memory controller, a first memory bank having a first I/O bus, a second memory bank having a second I/O bus, and a channel connecting the first I/O bus and the second I/O bus to the memory controller. The channel is used to transmit data between the first memory bank and the memory controller and between the second memory bank and memory controller, and is also used to transmit a command from the memory controller to the first memory bank and the second memory bank. The memory controller includes a bank command scheduler implemented in a hardware logic block. The hardware logic block includes a plurality of direct inputs and is able to determine, based on the plurality of inputs, an order in which to output commands to the first memory bank and the second memory bank over the channel; output a first command to the first memory bank; and output a second command to the second memory bank over the channel.