The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jun. 29, 2021

Filed:

Feb. 25, 2019
Applicant:

Rockwell Collins, Inc., Cedar Rapids, IA (US);

Inventors:

Jonathan W. Polley, Marion, IA (US);

David J. Radack, Robins, IA (US);

John L. Hagen, Marion, IA (US);

Ramon C. Redondo, Marion, IA (US);

Carl J. Henning, Cedar Rapids, IA (US);

Assignee:

Rockwell Collins, Inc., Cedar Rapids, IA (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F 9/46 (2006.01); G06F 9/455 (2018.01); G06F 9/30 (2018.01); G06F 9/54 (2006.01); G06F 11/34 (2006.01); G06F 13/16 (2006.01); G06F 9/52 (2006.01);
U.S. Cl.
CPC ...
G06F 9/468 (2013.01); G06F 9/30101 (2013.01); G06F 9/455 (2013.01); G06F 9/45533 (2013.01); G06F 9/45554 (2013.01); G06F 9/45558 (2013.01); G06F 9/546 (2013.01); G06F 11/3409 (2013.01); G06F 11/3466 (2013.01); G06F 13/1663 (2013.01); G06F 9/52 (2013.01); G06F 9/544 (2013.01); G06F 2009/45591 (2013.01);
Abstract

A multi-core processing environment (MCPE) capable of quantifying shared system resource (SSR) access includes several processing cores, each core having several applications running thereon and accessing SSRs via virtual machines (VM). Each core includes core-specific shared memory and a guest operating system (GOS) for writing timestamped VM data entries to a core-specific data queue, each entry identifying an activated VM and its activation time. Hypervisor-accessible memory stores performance monitor registers (PMR) for monitoring specific MCPE features as well as PMR data queues for each core, the PMR data including timestamped values of the monitored features. The hypervisor writes the VM/PMR data to the corresponding queues and frequently samples PMR data. A correlation module correlates the queued VM/PMR data to determine execution times of each activated VM and (for each execution time) counts of PMR changes, each PMR change corresponding to an SSR access by a core of the MCPE.


Find Patent Forward Citations

Loading…