The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 11042678 B1

PDF
Full Text
Expired
Date of Patent:
Jun. 22, 2021

Filed:

Oct. 25, 2019
Applicant:

Samsung Electronics Co., Ltd., Suwon-si, KR;

Inventors:

Naman Gupta, Austin, TX (US);

Vinayak Kini, Austin, TX (US);

Hongda Lu, Austin, TX (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F 30/327 (2020.01); G06K 9/62 (2006.01); G06N 3/04 (2006.01); G06F 1/10 (2006.01); G06F 30/39 (2020.01); G06F 30/396 (2020.01);
U.S. Cl.
CPC ...
G06F 30/327 (2020.01); G06F 1/10 (2013.01); G06F 30/39 (2020.01); G06K 9/6256 (2013.01); G06N 3/04 (2013.01); G06F 30/396 (2020.01);
Abstract

A method for modeling clock gate timing for an integrated circuit may include creating a dataset having measured values of at least two design features and corresponding measured values of clock gate timing, applying an analytical framework to the dataset to determine how the design features affect the clock gate timing, measuring values of design features for a clock tree for the integrated circuit, and generating predicted values of clock gate timing for the clock tree for the integrated circuit based on how the design features of the dataset affect the clock gate timing of the dataset. The clock tree for the integrated circuit may be a second clock tree, and creating the dataset may include constructing a first clock tree, measuring values of design features of the first clock tree, and measuring corresponding values of clock gate timing of the first clock tree.


Find Patent Forward Citations

Gupta, Naman. (2021). Clock gate latency modeling based on analytical frameworks (U.S. Patent No. 11042678). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/11042678

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…