The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
May. 25, 2021
Filed:
Feb. 20, 2019
The Florida State University Research Foundation, Inc., Tallahassee, FL (US);
Michael Steurer, Crawfordville, FL (US);
Karl Schoder, Crawfordville, FL (US);
Mark Stanovich, Crawfordville, FL (US);
James Langston, Crawfordville, FL (US);
The Florida State University Research Foundation, Inc., Tallahassee, FL (US);
Abstract
A controller hardware in the loop (CHIL) interface is disclosed. The CHIL interface comprises software and hardware that redirects a signal flow, including modulation signals and measurements exchanged between controller logic and a power electronics converter (PEC), to a CHIL port. Accordingly, the CHIL port provides access to the controller logic, at a digital level, throughout phases of the controller's lifetime (i.e., design, installation, maintenance, upgrade). Thus, the CHIL interface facilitates the use of PEC simulators for testing. The CHIL interface can detach the actual PEC from the control logic so testing can be performed with or without an operating PEC and can avoid the need for dedicated and error prone signal conditioning circuitry that is external to the controller.