The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
May. 11, 2021

Filed:

Oct. 08, 2019
Applicant:

Nokia Solutions and Networks Oy, Espoo, FI;

Inventors:

Ariel Leonardo Vera Villarroel, Florham Park, NJ (US);

Michael Noll, Murray Hill, NJ (US);

Assignee:
Attorneys:
Primary Examiner:
Int. Cl.
CPC ...
H04Q 11/00 (2006.01); H04B 10/516 (2013.01); H04B 10/60 (2013.01); H01L 25/065 (2006.01); H01L 23/367 (2006.01); H01L 23/00 (2006.01); H01L 23/538 (2006.01);
U.S. Cl.
CPC ...
H04Q 11/0005 (2013.01); H04B 10/516 (2013.01); H04B 10/60 (2013.01); H01L 23/3675 (2013.01); H01L 23/5381 (2013.01); H01L 24/16 (2013.01); H01L 25/0655 (2013.01); H01L 2224/16227 (2013.01); H04Q 2011/0039 (2013.01);
Abstract

An electro-optical apparatus having an ASIC electrically linked, by way of a multistage SerDes, to an array of optical data transmitters and receivers. In an example embodiment, a first SerDes stage is connected to the ASIC by a plurality of relatively wide, short electrical buses and further connected to a second SerDes stage by a plurality of narrower, longer electrical buses. The second SerDes stage is located in close proximity to the transmitter/receiver array to enable the signals transmitted therebetween to be switched at a high frequency rate, e.g., higher than 500 MHz. The width and length of said narrower, longer electrical buses are selected such as to support a high overall data throughput for the corresponding electrical data links between the ASIC and the transmitter/receiver array while being able to afford acceptable levels of signal integrity, power usage, and timing skews in these links.


Find Patent Forward Citations

Loading…