The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Nov. 03, 2020

Filed:

Mar. 04, 2016
Applicant:

Samsung Display Co., Ltd., Yongin, KR;

Inventors:

Byoung-Sun Na, Seoul, KR;

Ju-Hee Lee, Asan-si, KR;

Won-Hee Lee, Seoul, KR;

Ho-Kyoon Kwon, Seoul, KR;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H01L 27/12 (2006.01); H01L 29/786 (2006.01); G02F 1/1362 (2006.01); G02F 1/1343 (2006.01); G02F 1/1335 (2006.01);
U.S. Cl.
CPC ...
H01L 27/124 (2013.01); G02F 1/13624 (2013.01); G02F 1/136209 (2013.01); H01L 27/1218 (2013.01); H01L 27/1255 (2013.01); H01L 27/1288 (2013.01); H01L 29/78633 (2013.01); H01L 29/78669 (2013.01); H01L 29/78678 (2013.01); G02F 1/133512 (2013.01); G02F 2001/134345 (2013.01);
Abstract

Embodiments of the present disclosure provide a thin-film transistor (TFT) panel structured to prevent the deterioration of image quality due to the luminance change of backlight. According to an embodiment, the TFT panel includes: an insulating substrate; a first gate line and a first data line which are formed on the insulating substrate to be insulated from each other and cross each other; a first subpixel electrode which is formed on the insulating substrate and connected to the first gate line and the first data line by a first TFT; a second subpixel electrode which is formed on the insulating substrate and separated from the first subpixel electrode; a connecting electrode which is directly connected to any one of the first and second subpixel electrodes and capacitively coupled to the other one of the first and second subpixel electrodes; a semiconductor pattern which is formed between the connecting electrode and the insulating substrate; and a light-shielding pattern which is formed between the semiconductor pattern and the insulating substrate, is overlapped by the connecting electrode, and blocks light.


Find Patent Forward Citations

Loading…