The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Oct. 13, 2020
Filed:
Nov. 26, 2018
Applicant:
Stmicroelectronics SA, Montrouge, FR;
Inventors:
Hassan El Dirani, Grenoble, FR;
Thomas Bedecarrats, Saint Martin d'Heres, FR;
Philippe Galy, Le Touvet, FR;
Assignee:
STMicroelectronics SA, Montrouge, FR;
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H01L 27/108 (2006.01); G11C 11/39 (2006.01); H01L 27/102 (2006.01); H01L 29/74 (2006.01); G11C 11/402 (2006.01); G11C 11/409 (2006.01);
U.S. Cl.
CPC ...
H01L 27/10802 (2013.01); G11C 11/39 (2013.01); G11C 11/409 (2013.01); G11C 11/4023 (2013.01); H01L 27/1027 (2013.01); H01L 27/10844 (2013.01); H01L 27/10897 (2013.01); H01L 29/74 (2013.01);
Abstract
A memory array includes memory cells of Z-FET type arranged in rows and columns, wherein each memory cell includes a MOS-type selection transistor and a first region of a first conductivity type that is shared in common with a drain region of the first conductivity type of the selection transistors. The selection transistors of a same column of the memory array have a common drain region, a common source region, and a common channel region.