The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Jul. 21, 2020
Filed:
Mar. 25, 2019
Applicant:
Istanbul Teknik Universitesi, Istanbul, TR;
Inventors:
Assignee:
ISTANBUL TEKNIK UNIVERSITESI, Istanbul, TR;
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H01L 29/78 (2006.01); H01L 21/8238 (2006.01); H01L 27/02 (2006.01); H01L 29/417 (2006.01); H01L 29/66 (2006.01);
U.S. Cl.
CPC ...
H01L 29/78 (2013.01); H01L 21/823807 (2013.01); H01L 21/823814 (2013.01); H01L 21/823828 (2013.01); H01L 21/823871 (2013.01); H01L 27/0203 (2013.01); H01L 29/41775 (2013.01); H01L 29/66568 (2013.01);
Abstract
The invention relates to a device, named four-terminal switch, and a switching lattice comprising four-terminal switches. A four-terminal switch operates and can be fabricated according to the principles of complementary metal oxide semiconductor (CMOS) technology. However, it has four source/drain terminals as opposed to two terminals in conventional MOS devices; it is able to conduct current in two dimensions between four terminals as opposed to one-dimensional current flow in conventional MOS devices; and it is able to form dense switching lattice structures for area efficiency.