Information processing apparatus and method including simulating access to cache memory and generating profile information

Abstract

An information processing apparatus includes a first memory and a processor coupled to the first memory. The processor is configured to acquire a first address in the first memory, at which an instruction included in a target program is stored. The processor is configured to simulate access to a second memory, such as a cache memory, corresponding to an access request for access to the first address on a basis of configuration information of the second memory. The processor is configured to generate first information, such as cache profile information, indicating whether the access to the second memory regarding the instruction is a hit or miss. The processor may be configured to acquire a number of cache misses for each of a plurality of pieces of arrangement information, and select a piece of arrangement information where the number of cache misses is smallest. Where the second memory is divided into a plurality of cache sets, the processor may generate the first information for each of the respective cache sets in parallel with each other. A cache set number of the second memory may also be identified.