IDiyas

For the Inventor, By the Inventor

The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 10649568 B1

PDFFull Text
Date of Patent:
May. 12, 2020

Filed:

Oct. 11, 2018

Array substrate with auxiliary gate metal pattern for common electrode connection and method for manufacturing the same, touch display panel and touch display device

Applicants:

Boe Technology Group Co., Ltd., Beijing, CN;

Ordos Yuansheng Optoelectronics Co., Ltd., Inner Mongolia, CN;

Inventors:

Xinguo Wu, Beijing, CN;

Fengguo Wang, Beijing, CN;

Dawei Shi, Beijing, CN;

Hong Liu, Beijing, CN;

Feng Li, Beijing, CN;

Zifeng Wang, Beijing, CN;

Bo Ma, Beijing, CN;

Zhixuan Guo, Beijing, CN;

Yuanbo Li, Beijing, CN;

Cenhong Duan, Beijing, CN;

Jing Zhao, Beijing, CN;

Assignees:

BOE TECHNOLOGY GROUP CO., LTD., Beijing, CN;

ORDOS YUANSHENG OPTOELECTRONICS CO., LTD., Ordos, Iner Mongolia, CN;

Attorney:

Brooks Kushman P.C.

Primary Examiner:

Darlene M Ritchie

Int. Cl.
CPC ...
G06F 3/041 (2006.01); G06F 3/044 (2006.01); G02F 1/1345 (2006.01); H01L 23/522 (2006.01); H01L 21/768 (2006.01); H01L 23/48 (2006.01);
U.S. Cl.
CPC ...
G06F 3/0412 (2013.01); G06F 3/044 (2013.01); G02F 1/1345 (2013.01); G06F 2203/04103 (2013.01); H01L 21/7684 (2013.01); H01L 21/76877 (2013.01); H01L 23/481 (2013.01); H01L 23/5226 (2013.01);
Abstract

An array substrate and a method for manufacturing the same, a display panel and a display device are provided. The array substrate includes: a substrate; a gate metal layer arranged on the substrate, the gate metal layer including a gate line and a patterned auxiliary metal; a source and drain metal layer, the source and drain metal layer including source signal lines and touch signal lines, and the source and drain metal layer being separated from the gate metal layer by an insulating layer; a planarization layer arranged on the source and drain metal layer; and a common electrode arranged on the planarization layer. The patterned auxiliary metal is electrically connected to the touch signal lines through first holes penetrating the insulating layer, and is electrically connected to the common electrode through second holes penetrating the insulating layer and third holes penetrating the planarization layer.

Find Patent Forward Citations

Loading…