The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
May. 05, 2020

Filed:

Aug. 30, 2019
Applicant:

Leviton Manufacturing Company, Inc., Melville, NY (US);

Inventors:

Michael Ostrovsky, Brooklyn, NY (US);

Alek Aronov, Brooklyn, NY (US);

Michael Kamor, North Massapequa, NY (US);

Renjith Mathew, New Hyde Park, NY (US);

Assignee:
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G01R 31/02 (2006.01); G01R 31/327 (2006.01); G01R 35/00 (2006.01); H02H 3/33 (2006.01);
U.S. Cl.
CPC ...
G01R 31/025 (2013.01); G01R 31/3277 (2013.01); G01R 35/00 (2013.01); H02H 3/335 (2013.01);
Abstract

An apparatus includes an interruption circuit in a power delivery path, and a fault detection circuit configured to provide a fault signal to selectively cause the interruption circuit to interrupt power delivery, wherein the fault detection circuit includes a fault detection integrated circuit and a sensing coil configured to sense a differential current between a phase conductive path and a neutral conductive path in the power delivery path. A processor is configured to selectively control a fault simulation circuit to simulate a fault in the power delivery path, detect a response of the fault detection circuit to the simulated fault, and determine if the response of the fault detection circuit is an expected response. The processor provides an override signal to the interruption circuit to prevent the interruption circuit from receiving a fault signal from the fault detection circuit during, and for a predetermined time after, the simulated fault.


Find Patent Forward Citations

Loading…