logo

For the Inventor, By the Inventor

The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 10621387 B1

PDFFull Text
Date of Patent:
Apr. 14, 2020

Filed:

May. 30, 2018

On-die decoupling capacitor area optimization

Applicant:

Seagate Technology Llc, Cupertino, CA (US);

Inventors:

Nitin Kumar Chhabra, Maharashtra, IN;

Rohit Halba, Madhya Pradesh, IN;

Shrikrishna Nana Mehetre, Maharashtra, IN;

Assignee:

SEAGATE TECHNOLOGY LLC, Cupertino, CA (US);

Attorney:

Westman, Champlin & Koehler, P.A.

Primary Examiner:

Vuthe Siek

Int. Cl.
CPC ...
G06F 17/50 (2006.01); G06F 30/367 (2020.01); G06F 30/36 (2020.01); H01L 49/02 (2006.01); G06F 119/06 (2020.01); G06F 119/10 (2020.01);
U.S. Cl.
CPC ...
G06F 30/367 (2020.01); G06F 30/36 (2020.01); H01L 28/40 (2013.01); G06F 2119/06 (2020.01); G06F 2119/10 (2020.01);
Abstract

A method includes calculating a maximum value of an on-die decoupling capacitor for an integrated circuit (IC) design based on a switching current defined by a number of simultaneously switching bits for the IC design. The method also includes calculating a total decoupling capacitance value offered by spacer cells in the IC design. The method further includes determining an optimal on-die decoupling capacitance value for the IC design as a function of the maximum value of the on-die decoupling capacitor and the total decoupling capacitance value offered by the spacer cells.

Find Patent Forward Citations

Chhabra, Nitin. (2020). On-die decoupling capacitor area optimization (U.S. Patent No. 10621387). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/10621387

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…