The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Mar. 24, 2020

Filed:

Nov. 30, 2016
Applicant:

International Business Machines Corporation, Armonk, NY (US);

Inventor:

Burkhard Steinmacher-Burow, Esslingen am Neckar, DE;

Attorneys:
Primary Examiner:
Int. Cl.
CPC ...
G06F 12/00 (2006.01); G06F 13/16 (2006.01); G06F 12/0817 (2016.01); G06F 13/40 (2006.01); G06F 13/42 (2006.01); G06F 3/06 (2006.01);
U.S. Cl.
CPC ...
G06F 13/1673 (2013.01); G06F 3/061 (2013.01); G06F 3/0656 (2013.01); G06F 3/0683 (2013.01); G06F 12/0817 (2013.01); G06F 13/4068 (2013.01); G06F 13/4282 (2013.01); G06F 2212/1016 (2013.01); Y02D 10/14 (2018.01); Y02D 10/151 (2018.01);
Abstract

Disclosed aspects relate to a computer system having a plurality of processor chips and a plurality of memory buffer chips and a methodology for operating the computer system. The memory buffer chips may be communicatively coupled to at least one memory module which can be configured for storing memory lines and assigned to the memory buffer chip. The processor chips can include a cache configured for caching memory lines. The processor chips may be communicatively coupled to the memory buffer chips via a memory-buffer-chip-specific bidirectional serial point-to-point communication connection. The processor chips can be configured for transferring memory lines between the cache of the processor chip and the memory modules via the respective memory-buffer-chip-specific bidirectional serial point-to-point communication connection.


Find Patent Forward Citations

Steinmacher-Burow, Burkhard. (2020). Uniform memory access architecture (U.S. Patent No. 10599590). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/10599590

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…