The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Mar. 17, 2020

Filed:

Sep. 28, 2018
Applicant:

Stmicroelectronics S.r.l., Agrate Brianza, IT;

Inventors:

Carmelo Paolino, Palermo, IT;

Antonino Conte, Tremestieri Etneo, IT;

Anna Rita Maria Lipani, Termini Imerese, IT;

Assignee:

STMicroelectronics S.r.l., Agrate Brianza, IT;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G11C 16/06 (2006.01); G11C 16/28 (2006.01); G11C 16/04 (2006.01); G11C 16/24 (2006.01); G11C 7/06 (2006.01); G11C 7/08 (2006.01); G11C 13/00 (2006.01);
U.S. Cl.
CPC ...
G11C 16/28 (2013.01); G11C 7/065 (2013.01); G11C 7/08 (2013.01); G11C 13/004 (2013.01); G11C 16/0408 (2013.01); G11C 16/24 (2013.01); G11C 13/0061 (2013.01); G11C 2013/0042 (2013.01); G11C 2013/0045 (2013.01); G11C 2013/0054 (2013.01); G11C 2207/063 (2013.01);
Abstract

A sense-amplifier circuit can be used with a non-volatile memory device having a memory array with memory cells arranged in word lines and bit lines and coupled to respective source lines. The circuit has a first circuit branch and a second circuit branch, which receive on a respective first comparison input and second comparison input, during a reading step of a datum stored in a memory cell, a cell current from the bit line associated to the memory cell and a reference current, from a reference bit line in a differential reading operation or from a current-reference generator in a single-ended reading operation. The first and second circuit branches generate, during the datum-reading step, a first output voltage and a second output voltage, as a function of the difference between the cell current and the reference current.


Find Patent Forward Citations

Paolino, Carmelo. (2020). Reading circuit and method for a non-volatile memory device (U.S. Patent No. 10593410). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/10593410

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…