The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Nov. 26, 2019

Filed:

Aug. 14, 2013
Applicant:

Nvidia Corporation, Santa Clara, CA (US);

Inventors:

Ziyad S. Hakura, Gilroy, CA (US);

Cynthia Allison, Madison, AL (US);

Assignee:

NVIDIA CORPORATION, Santa Clara, CA (US);

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
G06T 1/20 (2006.01); G06T 15/00 (2011.01); G06T 15/40 (2011.01); G06F 9/38 (2018.01); G06T 1/60 (2006.01); G09G 5/395 (2006.01); G09G 5/00 (2006.01); G06T 15/50 (2011.01); G06F 12/0808 (2016.01); G06F 12/0875 (2016.01); G06F 9/44 (2018.01); G06T 15/80 (2011.01); G06T 17/20 (2006.01);
U.S. Cl.
CPC ...
G06T 1/20 (2013.01); G06F 9/38 (2013.01); G06F 9/44 (2013.01); G06F 12/0808 (2013.01); G06F 12/0875 (2013.01); G06T 1/60 (2013.01); G06T 15/005 (2013.01); G06T 15/405 (2013.01); G06T 15/503 (2013.01); G06T 15/80 (2013.01); G06T 17/20 (2013.01); G09G 5/003 (2013.01); G09G 5/395 (2013.01); G06F 2212/302 (2013.01); Y02D 10/13 (2018.01);
Abstract

One embodiment of the present invention includes a method for tracking which cache tiles included in a plurality of cache tiles are intersected by a plurality of bounding boxes. The method includes receiving the plurality of bounding boxes, wherein each bounding box is associated with one or more graphics primitives being rendered to a render surface, and wherein the render surface is divided into the plurality of cache tiles. The method further includes, for each bounding box included in the plurality of bounding boxes, determining one or more cache tiles included in the plurality of cache tiles that are intersected by the bounding box, and storing a result in an array for each cache tile that is intersected by the bounding box. Finally, the method includes determining not to process a cache tile included in the plurality of cache tiles based on the results stored in the array.


Find Patent Forward Citations

Loading…