Apparatus with inter-communicating processors

Abstract

This disclosure concerns an apparatus of multiple processors, such as microprocessors and communications therebetween and enables efficient half-duplex two-way communication between two processors, each having two logic output pins and two logic input pins, e.g. GPIO pins, available for the communication. For each of the first and the second processor (), the first logic output pin () is connected to the second logic input pin () of the respective other processor (), and for each of the first and the second processor (), the second logic output pin () is connected to the first logic input pin () of the respective other processor (). Each of the first and the second processor () is operable in a transmit mode by controlling the second logic output pin () and in a receive mode by determining a sequence of data bits (D-D) from the logic data signal (DAT) received on the first logic input pin () in response to state transitions of the logic clock signal (CLK) received on the second logic input pin ().