logo

For the Inventor, By the Inventor

The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 10396766 B1

PDFFull Text
Date of Patent:
Aug. 27, 2019

Filed:

Dec. 26, 2017

Parasitic capacitance cancellation using dummy transistors

Applicant:

Texas Instruments Incorporated, Dallas, TX (US);

Inventors:

Basavaraj G. Gorguddi, Bangalore, IN;

Ani Xavier, Kottayam, IN;

Assignee:

TEXAS INSTRUMENTS INCORPORATED, Dallas, TX (US);

Attorneys:

John R. Pessetto

Charles A. Brill

Frank D. Cimino

Primary Examiner:

Thomas J Hiltunen

Int. Cl.
CPC ...
H03K 5/1252 (2006.01); H01L 27/02 (2006.01); H01L 23/535 (2006.01); H01L 23/528 (2006.01); H01L 27/06 (2006.01); H03M 1/12 (2006.01);
U.S. Cl.
CPC ...
H03K 5/1252 (2013.01); H01L 23/528 (2013.01); H01L 23/535 (2013.01); H01L 27/0207 (2013.01); H01L 27/0629 (2013.01); H03M 1/124 (2013.01);
Abstract

In some examples, an apparatus includes a plurality of first transistors coupled to a first input terminal and a first output terminal. The apparatus also includes a plurality of second transistors coupled to a second input terminal and a second output terminal. The apparatus further includes a plurality of first dummy transistors coupled to the first input terminal and the second output terminal. The apparatus also includes a plurality of second dummy transistors coupled to the second input terminal and the first output terminal.

Find Patent Forward Citations

Quick Actions:

Gorguddi, Basavaraj. (2019). Parasitic capacitance cancellation using dummy transistors (U.S. Patent No. 10396766). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/10396766

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…