The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jul. 30, 2019

Filed:

Apr. 13, 2017
Applicant:

Nxp B.v., Eindhoven, NL;

Inventor:

Bart Vertenten, Merelbeke, BE;

Assignee:

NXP B.V., Eindhoven, NL;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F 13/42 (2006.01); G06F 13/40 (2006.01); G06F 5/06 (2006.01); G06F 13/16 (2006.01); G06F 13/38 (2006.01);
U.S. Cl.
CPC ...
G06F 13/4282 (2013.01); G06F 5/065 (2013.01); G06F 13/1673 (2013.01); G06F 13/385 (2013.01); G06F 13/4059 (2013.01); G06F 2205/067 (2013.01); G06F 2213/0042 (2013.01);
Abstract

A universal serial bus (USB) link bridge device is disclosed. The USB link bridge device includes a host side module configured to be interfaced with a USB host. The host side module includes a receiver and is configured to receive serial data from the USB host, convert the received serial data into parallel data and store the parallel data into an elasticity buffer. A data controller coupled to the host side module is also included. The USB link bridge device further includes a device side module coupled to the data controller and includes a transmitter. The device side module is configured to receive parallel data from the data controller and convert the received parallel data into serial data and to transmit the serial data towards a USB device. The data controller includes a first-in-first-out (FIFO) memory and a bridge state machine, the data controller is configured to receive the parallel data from the host side module, return an acknowledge signal back to the host side module, store the parallel data in the FIFO memory and transmit the parallel data from the FIFO memory based on a configuration of the bridge state machine. The bridge state machine is configured to decide when to send the parallel data from the FIFO memory toward the USB device.


Find Patent Forward Citations

Loading…