The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jul. 09, 2019

Filed:

Jun. 18, 2018
Applicant:

Psemi Corporation, San Diego, CA (US);

Inventors:

Buddhika Abesingha, Escondido, CA (US);

Merlin Green, San Diego, CA (US);

Gary Chunshien Wu, San Diego, CA (US);

Assignee:

pSemi Corporation, San Diego, CA (US);

Attorneys:
Primary Examiner:
Int. Cl.
CPC ...
H03K 17/284 (2006.01); H02M 1/38 (2007.01); H03K 17/082 (2006.01); H02M 3/158 (2006.01); G05F 1/00 (2006.01);
U.S. Cl.
CPC ...
H03K 17/284 (2013.01); H02M 1/38 (2013.01); H03K 17/0822 (2013.01); G05F 1/00 (2013.01); H02M 3/158 (2013.01); Y02B 70/1466 (2013.01);
Abstract

Systems, methods, and apparatus for use in biasing and driving high voltage semiconductor devices using only low voltage transistors are described. The apparatus and method are adapted to control multiple high voltage semiconductor devices to enable high voltage power control, such as power amplifiers, power management and conversion (e.g. DC/DC) and other applications wherein a first voltage is large compared to the maximum voltage handling of the low voltage control transistors. According to an aspect, timing control of edges of a control signal to the high voltage semiconductor devices is provided by a basic edge delay circuit that includes a transistor, a current source and a capacitor. An inverter can be selectively coupled, via a switch, to an input and/or an output of the basic edge delay circuit to allow for timing control of a rising edge or a falling edge of the control signal.


Find Patent Forward Citations

Loading…