The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Jun. 04, 2019
Filed:
Jun. 29, 2016
Sharp Kabushiki Kaisha, Sakai, Osaka, JP;
Masanori Ohara, Sakai, JP;
Hideki Uchida, Sakai, JP;
Katsuhiro Kikuchi, Sakai, JP;
Satoshi Inoue, Sakai, JP;
Yuto Tsukamoto, Sakai, JP;
Eiji Koike, Sakai, JP;
Kazuo Takizawa, Sakai, JP;
Noboru Noguchi, Sakai, JP;
Noritaka Kishi, Sakai, JP;
SHARP KABUSHIKI KAISHA, Sakai, JP;
Abstract
The purpose of the present invention is to suppress the fluctuation of a data line voltage that occurs when an analog voltage signal is sampled and held in a data line in a display device provided with a current-driven display element. Transistors (SWr, SWG, SWb) of each demultiplexer () are successively switched on, for each predetermined period, in a selection period of a write control line (SW_LR(i)). In a period when the transistor (SWr) is switched on, an analog video signal (Dj) from a data voltage output unit circuit () is applied to a data line (SLrj) and a pixel circuit (). When the transistor SWr is then switched off, the voltage held by the data line (SLrj) decreases below the voltage of the analog video signal (Dj) due to a parasitic capacitance (Cssdr). However, the voltage of a voltage fluctuation compensation line (G_Cnt (i)) changes from a low level to a high level within the selection period. This causes the voltage of the data line (SLrj) to rise via a capacitor (Ccnt), and the decrease in voltage to be compensated for.