The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Apr. 09, 2019

Filed:

Dec. 11, 2017
Applicant:

Maxlinear, Inc., Carlsbad, CA (US);

Inventor:

Sheng Ye, Carlsbad, CA (US);

Assignee:

Maxlinear, Inc., Carlsbad, CA (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H03L 7/08 (2006.01); H03L 7/18 (2006.01); H03L 7/093 (2006.01); H03L 7/085 (2006.01); H03L 7/089 (2006.01);
U.S. Cl.
CPC ...
H03L 7/093 (2013.01); H03L 7/08 (2013.01); H03L 7/085 (2013.01); H03L 7/0891 (2013.01); H03L 7/18 (2013.01); H03L 2207/10 (2013.01);
Abstract

A phase locked loop may be operable to generate, utilizing a frequency multiplier, a reference clock signal whose frequency is an integer M times a frequency of a crystal clock signal and is keyed on both rising and falling edges of the crystal clock signal. The phase locked loop may enable usage of both rising and falling edges of the crystal clock signal, based on the reference clock signal. The phase locked loop may perform an operation of the phase locked loop based on the enabling. The phase locked loop may perform a phase comparison function, based on both rising and falling edges of the crystal clock signal. By utilizing a sampled loop filter in the phase locked loop, the phase locked loop may eliminate, at an output of a charge pump in the phase locked loop, disturbance which is associated with duty cycle errors of the crystal clock signal.


Find Patent Forward Citations

Loading…