Data processing

Abstract

A processing element comprises a plurality of function units () operable to execute respective functions in dependence upon received instructions in parallel with one another. An instruction controller includes an instruction register () having a plurality of register entries, each of which is operable to store an instruction word therein, and a plurality of instruction pipelines (). Each of the pipelines () is associated with a function unit (), and is operable to deliver instructions to the function unit concerned for execution thereby. Each pipeline also includes a timing controller operable to receive timing information for a received instruction, and to determine an initial location in the pipeline into which the instruction is to be loaded, and an instruction handler operable to receive an instruction for the function unit associated with the instruction pipeline concerned, and to load that instruction into the initial location determined by the timing controller.