The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Dec. 18, 2018
Filed:
Sep. 23, 2015
Applicants:
SK Hynix Inc., Icheon, KR;
Industry-academic Cooperation Foundation, Yonsei University, Seoul, KR;
Inventors:
Assignees:
SK HYNIX INC., Icheon, KR;
INDUSTRY-ACADEMIC COOPERATION FOUNDATION YONSEI UNIVERSITY, Seoul, KR;
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F 12/00 (2006.01); G06F 13/16 (2006.01); G06F 3/06 (2006.01); G06F 13/42 (2006.01); G06F 12/0862 (2016.01); H04L 12/861 (2013.01);
U.S. Cl.
CPC ...
G06F 13/1673 (2013.01); G06F 3/068 (2013.01); G06F 3/0626 (2013.01); G06F 3/0644 (2013.01); G06F 3/0658 (2013.01); G06F 3/0659 (2013.01); G06F 12/0862 (2013.01); G06F 13/4234 (2013.01); G06F 2212/6022 (2013.01); H04L 49/9005 (2013.01);
Abstract
A semiconductor device includes a plurality of memory controllers each of which includes a local buffer, a global buffer coupled to the plurality of memory controllers and including areas respectively allocated to the plurality of memory controllers, and a global buffer controller that controls sizes of the allocated areas of the global buffer.
Quick Actions:
Park, Kihyun. (2018). Semiconductor device including a global buffer shared by a plurality of memory controllers (U.S. Patent No. 10157152). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/10157152
Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile