The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Nov. 27, 2018

Filed:

Aug. 22, 2016
Applicant:

International Business Machines Corporation, Armonk, NY (US);

Inventors:

Derek E. Williams, Austin, TX (US);

Guy L. Guthrie, Austin, TX (US);

Sanjeev Ghai, Round Rock, TX (US);

William J. Starke, Round Rock, TX (US);

Attorneys:
Primary Examiner:
Int. Cl.
CPC ...
G06F 3/06 (2006.01); G06F 12/0897 (2016.01); G06F 12/10 (2016.01); G06F 13/40 (2006.01);
U.S. Cl.
CPC ...
G06F 3/065 (2013.01); G06F 3/061 (2013.01); G06F 3/0656 (2013.01); G06F 3/0673 (2013.01); G06F 12/0897 (2013.01); G06F 12/10 (2013.01); G06F 13/4068 (2013.01); G06F 2212/60 (2013.01);
Abstract

A data processing system includes a processor core having a store-through upper level cache and a store-in lower level cache. In response to a first instruction, the processor core generates a copy-type request and transmits the copy-type request to the lower level cache, where the copy-type request specifies a source real address. In response to a second instruction, the processor core generates a paste-type request and transmits the paste-type request to the lower level cache, where the paste-type request specifies a destination real address. In response to receipt of the copy-type request, the lower level cache copies a data granule from a storage location specified by the source real address into a non-architected buffer, and in response to receipt of the paste-type request, the lower level cache writes the data granule from the non-architected buffer to a storage location specified by the destination real address.


Find Patent Forward Citations

Quick Actions:

Williams, Derek. (2018). Memory access in a data processing system utilizing copy and paste instructions (U.S. Patent No. 10140052). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/10140052

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…