The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Sep. 04, 2018

Filed:

Mar. 31, 2016
Applicant:

Qualcomm Incorporated, San Diego, CA (US);

Inventors:

Colin Beaton Verrilli, Apex, NC (US);

Mattheus Cornelis Antonius Adrianus Heddes, Raleigh, NC (US);

Natarajan Vaidhyanathan, Carrboro, NC (US);

Assignee:

QUALCOMM Incorporated, San Diego, CA (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F 12/08 (2016.01); G06F 12/10 (2016.01); G06F 3/06 (2006.01); G06F 11/10 (2006.01); G06F 12/02 (2006.01); G06F 12/0875 (2016.01); H03M 7/30 (2006.01); H03M 13/00 (2006.01); G06F 12/0862 (2016.01); G06F 12/12 (2016.01);
U.S. Cl.
CPC ...
G06F 3/0638 (2013.01); G06F 3/0604 (2013.01); G06F 3/0632 (2013.01); G06F 3/0673 (2013.01); G06F 11/1004 (2013.01); G06F 11/1076 (2013.01); G06F 12/0223 (2013.01); G06F 12/0875 (2013.01); H03M 7/30 (2013.01); H03M 13/6312 (2013.01); G06F 12/0862 (2013.01); G06F 12/12 (2013.01); G06F 2212/1024 (2013.01); G06F 2212/1044 (2013.01); G06F 2212/401 (2013.01); G06F 2212/403 (2013.01); G06F 2212/466 (2013.01);
Abstract

Providing memory bandwidth compression using compression indicator (CI) hint directories in a central processing unit (CPU)-based system is disclosed. In this regard, a compressed memory controller provides a CI hint directory comprising a plurality of CI hint directory entries, each providing a plurality of CI hints. The compressed memory controller is configured to receive a memory read request comprising a physical address of a memory line, and initiate a memory read transaction comprising a requested read length value. The compressed memory controller is further configured to, in parallel with initiating the memory read transaction, determine whether the physical address corresponds to a CI hint directory entry in the CI hint directory. If so, the compressed memory controller reads a CI hint from the CI hint directory entry of the CI hint directory, and modifies the requested read length value of the memory read transaction based on the CI hint.


Find Patent Forward Citations

Loading…